ACETry ACE ↗
← Back

CSE 243AIntroduction to Synthesis Methodologies in VLSI CAD

4 units · CSE · UC San Diego

Hardware software codesign, architectural level synthesis, control synthesis and optimization, scheduling, binding, register and bus sharing, interconnect design, module selection, combinational logic optimization, state minimization, state encoding, and retiming.

Before you enroll

Prerequisites

From the catalog: “none.”